Job Description
Etteplan is seeking a Chief/Lead FPGA Engineer in Tampere to drive FPGA architecture and development. You will lead engineering excellence in FPGA projects and ensure compliance with industry standards while working closely with multidisciplinary teams.
The ideal candidate has 10-15+ years of FPGA design experience and expertise in VHDL and Verilog. The role offers a senior position with significant technical ownership and opportunities for continuous professional development in a collaborative environment.
#J-18808-Ljbffr