Home / listing / Intern: Application Engineering - Digital Verification & Simulation/VIP
Cadence Design Systems, Inc.

Intern: Application Engineering - Digital Verification & Simulation/VIP

📍 Location
Belo Horizonte, State of Minas Gerais
⏰ Job Type
Part time
📅 Posted
June 20, 2026
Apply Now

Job Description

Description

:
  • Activities focused on the Functional Verification field as mentioned above, mentored by experienced colleagues, and reporting to higher management.
  • Provide technical support to customers and field personnel in RTL verification solutions focused on the Cadence Verification IP solutions and supporting technologies.
  • Conduct root cause analysis and provide resolution to customer technical issues.
  • Help to develop and run test cases to verify problems, create workarounds when possible, test and deliver R&D fixes.
  • Close collaboration with R&D on issues using established protocols.
  • Author application notes and help provide feedback on documentation.
  • Help use scripting languages like TCL and Python for flow development, automation and enhancing design methodologies.

    • Requirements:

  • Ongoing bachelor’s in Electrical Engineering, Computer Engineering, Electronics Engineering, Control and Automa...

    • Start Your Week Right!

    Apply now and make every Monday exciting with Cadence Design Systems, Inc.

    Apply for this Position