Senior SERDES & Transceiver Design Engineer

A leading technology firm is seeking a PHY circuit/link-architect to join their SERDES Technology Group. The ideal candidate will have a strong background in electrical/optical PHY circuit design and must thrive in a collaborative environment. Key responsibilities include defining and documenting transceiver micro-architecture and conducting link budgeting. A PhD in Electrical Engineering or equivalent experience is required. This role is located in San Jose, California, and offers the opportunity to work on innovative technologies.
#J-18808-Ljbffr